ache memories help bridge the cycle-time gap between fast microprocessors and relatively slow main memories. By holding recently referenced regions of memory, caches can reduce the number of cycles the processor must stall while waiting for data. As the disparity between processor and main memory cycle times increases -by 40 percent or more per year-cache performance becomes ever more critical.
must also have a basic understanding of cache operation (see the next section). Although asymptotic analysis is effective for eert;iin algorithms, analysis is difficult when applied to large complex programb. Instead. programmers often rely on an execution-timr profile to isolate problematic code sections. to which they later apply asymptotic analysis. Unfortunately, traditional execution-time profiling took (for example. gprof'). are generally insufficient to identify cache perfommance problems. For the Fortran array example (Figurl: 1 ) . an executiontime profile wouldidentify the procedure or source lines as a bottleneck. but the programmer could easil! conclude that the floating-point operations were responsible. We can see. therefore. that prograniniers would benefit from ;I profile that focuses specifically on a program's cache behavior.
Our purpose in this article is to introduce ii broad audience t o cache performance profiling and tuning techniques. Although used sporadically in the supercomputer and multiprocessor communities. these techniques also have broad applicability l o programs running on fast uniprocessor workstations. We show that cache profiling, using our CProf cache profiling sqclem. improves program performance by focusing a programmer's attention on pr~iblctnatic code sections and providing insight into appropriate program transl'ornmations.
Miss penalty -The time required to fetch data from main memory into the Set-associative -A cache in which a block can reside in exactly A places in block may reside. to a cache block.
an A-way set-associative cache. cache on a cache miss. the cache.
gions of recently referenced main memory. Refet ences satisfied by the cachecalled hit.) ~-proceeld at processor speed: those unsatisfied --called n~i.ss~,s -incur a cache miss penalty to fetch thc corresponding data from main memory. Most current processors must wait, or .stdI. until the data arrive.
Caches work h'ecause most programs exhibit significant locality. Temporal locczlify exists when a program references the same memory location multiple times in a short period. Caches exploit temporal locality by retaining recently referenced data. Spcrtial loctrliry occurs when the program accesses memory locations close to those it ha:i recently accessed. Caches exploit spatial locality by fetching multiple contiguous words -a cache block -tvhenevcr a miss occurs.
Caches are characterized by three major parameters: cqwrcify ( C ) , block .xix (€3). and rrv.wcicrf/\i@ (A) . A cache's capacity simply defines the total number of bytes it m<iy contain. The block size determines how many contiguous bytes are fetched o n each cache miss. A cache may contain 211 most dYU blocks at any one time. Associativity refers t o the number of unique c x h e locations where a particular block may residle. If a block can reside in an! cache location ( A = C'IH). we call it a,fid/j. trssoc'irrtiix, c~rc/w: if i t can reside in cxxtly one localion ( A = /). we call it ~i r~, c i -/ } ? ( r~~~~ ( ,~l : if i t can reside in exactly A locations. we call it /t-tiyy se/-rr.\.socirrtii~v. (Smith' s survey' describes cache desisn in mort: detail.)
With these three parameters. a procache behavior tor simple algorithms. Consider I he simple example o f nested loops whet-e the outel. loop iterates L times and the inner loop sequentially acesses an array o f A/ 4-byte integers:
for (j .= 0; j < N I +-+I)
If the arrav size ( 4 N ) is smaller than the cache capacity (see Figure 2a- Compilers may someday automate this analysis and transform the code to reduce the miss frequency; recent research has produced promising results for restricted problem domain^.^,^ However, for general codes using current commercial compilers, the programmer must manually analyze the programs and manually perform transformations.
To select appropriate program transformations, a programmer must first know what causes poor cache behavior. One approach to understanding why cache misses occur is to classify each miss as one of three disjoint types6: compulsory, capacity, and conflict. (Hill and Smith6 define compulsory, capacity, and conflict misses in terms of miss ratios. When generalizing this concept to individual cache misses, we must introduce anticonflict misses, which miss in a fully associative cache with LRU replacement but hit in an A-way set-associative cache. Anticonflict misses are generally only useful for understanding the rare cases when a set-associative cache performs better than a fully associative cache of the same capacity.)
A compulsory miss is caused by referencing a previously unreferenced cache block. In the small array example (Figure 2b) , all misses are compulsory. Eliminating a compulsory miss requires prefetching the data, either by an explicit prefetch operation5 or by placing more data items in a single cache block. For example, if the integers in our example require only 2 bytes rather than 4, we can cut the misses in half by changing the declaration. However, since compulsory misses usually constitute only a fraction of all cache misses, we do not discuss them further.
A reference that misses in a fully associative cache with LRU replacement is classified as a capacity miss. Capacity misses are caused by referencing more cache blocks than can fit in the cache. In the large array example (Figure 2c) , we expect to see many capacity misses. Programmers can reduce capacity misses by restructuring the program to re-reference blocks while they are in cache. For example, it may be possible to modify the loop structure to perform the L outerloop iterations on a portion of the array that fits in the cache and then move to the next portion of the array. This technique, called blocking, is similar to the techniques used to exploit the vector registers in some supercomputers.
A reference that hits in a fully associa- 
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El n Figure 3 . Conficting cache mappings. The presence of conflict misses indicates a mapping problem: (b) shows how two arrays that fit in the cache (a) with a mapping that will not produce any conflict misses, and (c) shows two mappings that will result in contlict misses.
tive cache but misses in an A-way setassociative cache is classified as a conflict miss. A conflict miss to block Xindicates that block X has been referenced in the recent past, since it is contained in the fully associative cache, but at least A other cache blocks that map to the same cache set have been accessed since the last reference to block X . Consider the execution of a doubly nested loop on a machine with a directmapped cache, where the inner loop sequentially accesses two arrays (for example, dot-product). If the combined array size is smaller than the cache, we might expect only compulsory misses. However, this ideal case occurs only if the two arrays map to different cache sets (Figure 3b ). If they overlap, either partially or entirely (Figure 3c ), then we will get conflict misses as array elements compete for space in the set. Eliminating conflict misses requires a program transformation that changes either the memory allocation of the two arrays, so that contemporaneous accesses do not compete for the same sets, or that changes the manner in which the arrays are accessed.
Our discussion assumes a cache indexed with virtual addresses. Many systems index their caches with real or physical addresses, making cache behavior strongly dependent on page placement. malloc(sizeof(struct ex-struct)*(SIZE + I)); However, many operating systems use tures are relerenced. Capacity misses can page coloring to minimize this effect, thus be eliminated by program transformareducing the performance difference be-tions that reuse data before it is displaced tween virtual-indexed and real-indexed from the cache, such as loop fusion. caches.' structure and array packing, and loop interchange.
Merging arrays. Some programs contemporaneou4y reference two (or more) arrays of the same dimension using the same indices By merging multiple arrays into a single compound array, the pro-
Techniques for im roving cache be R avior
Program transformations can be classified by the type of cache misses they eliminate. Conflict misses can be reduced by merging arrays, padding and aligning structures. packing structures and arrays, and interchanging loops. The first three techniques change the allocation of data structures, whereas loop interchange modifies the order in which data strucgrammer increases spatial locality and potentially reduces conflict misses. In the C programming language, this is accomplished by declaring an array of structures rather than two arrays (Figure 4a ). This simple transformation can also be performed in Fortrango, which provides structures. Since Fortran77 does not have structures, the programmer can obtain the same effect using complex indexing (Figure 4b ).
Padding and aligning structures. Referencing a data slructure that spans two cache blocks may incur two misses, even if the structure is smlaller than the block size. Padding structures to a multiple of the block size arid aligning them on a block boundary can (diminate "niisalignment" misses, which generally show up as conflict misse:. F'adding is easily accomplished in C (Fip,ure Sa) by declaring extra pad fields. Alignment is a little more difficult, since the address of the structure must be a multiple of the cache block size. Staticady declared structures generally require compiler support. Dynamically allocai.ed structures can be aligned by the programmer using simple pointer arithmetic: ( Figure Sb) . Some dynamic memory allocators (for example, some versions of tnalloc()) return cache block-aligned me:nory.
Packing.
Packing is the opposite of padding. I3y packing an array into the smallest space possible. the programmer increases spatial locality. which can reduce conflict and (capacity misses. In Figure 6a , the prograinmer observes that the elements of array due are never greater than 255 and. hence, could fit in type unsignedchar. which requires 8 bits, instead of unsigned int, which typically requires 32 bits. For ii mactiint with 16-byte cache blocks, the code in Figure 6b permits I6 elements per block. rather than 4. reducing the maximum iiumber of cache misses by a factor o f 4.
Loop fusion. Niimeric programs often consist of scveral operations on the same data, coded as multiple loops over the same arrqs. By combining these loops, a programmer increases the program's temporal locality . m l frequently reduces the number of capacity misses. The examples in Figure 7 combine two doubly nested loops so that all operations are performed o n an entire row before moving on to tho next Lm~i,fir.siotz is the exact opposite of loop Ji'.s.sion. a program transformation that splits independent portions o f a 1oc.y body into separate loops. Loop fission helps an optimizing compiler detect loops that exploit vector hardware o n som2 supercomputers. Because most vector supercomputers do not employ caches. rclying instead on highbandwidth interlcaved main memories. some of the transfrmnations described in this article may be counterproductive for these machines.
Blocking. Blocking is a general technique for restructuring a program to reuse chunks of data that fit in the cache and reduce capacity misses. The SPEC matrix multiply (part of dnasa7, a Fortran77 program) implements a columnblocked algorithm (Figure 8b ) that achieves a 2.04 speedup versus a naive implementation ( Figure 8a ) on a DECstation 50001125. The algorithm tries to keep four columns of the A matrix in cache for the duration of the outermost loop, ideally getting N -1 hits for each miss. If the matrix is so large that four columns do not fit in the cache, we can use a two-dimensional (row and column) blocked algorithm instead.
CProf cache profiling system
Cache misses do result from the complex interaction among algorithm, memory allocation, and cache configuration; when the program is executed, the reality may not match the programmer's expectations. CProf, our cache profiling system, addresses this problem by identifying where cache misses occur and by classifying them as compulsory, capacity, or conflict misses.
Cache-and memory-system profilers differ from the better-known executiontime profilers by focusing on memorysystem performance. Memory-system profilers do not obviate execution-time profilers; instead, they provide vital supplementary information to quickly identify memory-system bottlenecks and tune memory-system performance.
Cache-and memory-system profilers differ in the level of detail they present. for (i = 0; i < N; i++)
High-level tools, such as MTool,* identify procedures or basic blocks that incur large memory overheads. CProf and PFC-Sim,9 on the other hand, allow more detailed analysis by identifying cache misses at the source-line level. This extra detail is not free; MTool runs much faster than profilers requiring address tracing and full cache simulation. However, full simulation also permits a profiler to identify which data structures are responsible for cache misses and to determine the type of miss -features provided by CProf and MemSpy.l0 CProf is similar to MemSpy, the difference being the granularity at which source code is annotated and the miss type classification. MemSpy annotates source code at the procedure level and provides two miss types for uniprocessors -compulsory and replacement. CProf provides fine-grain source identification and data structure support, and classifies misses as compulsory, capacity, or conflict. Figure A2 ).
The sort lines button displays a list of source lines in the data window, sorted according to the number of cache misses. Each entry contains the file name, the line number, the number of cache misses, and the percent of the total misses. A sorted list of data structures is displayed by the sort vars button. Each entry in this list contains the variable I Line Read +Write The text window is used to view individual source files, where each line is annotated with the corresponding number of cache misses. The X Windows user interface allows the user to browse within the source file, moving to the line with the next higher or lower number of cache misses. The detail window displays the number of each miss type for the currently selected source line or data structure.
Case study: The SPEC benchmarks
Here, we describe a study in which we used CProf and our transformations to tune the cache performance of six programs from the SPEC92 benchmark suite: compress, eqntott, xlisp, tomcatv, spice, and dnasa7. First, we show that we can obtain significant speedups using cache profiling, even for codes that have been extensively tuned using execution-time profilers. Second, we show how we used CProf to gain insight into the cache behavior and determine which transformations were likely to improve performance.
We present performance results in terms of speedup in user execution time on three models of the DECstation 5000 the 5000/240, 5000/125. and 50001200. the 5000025, which helps illustrate the importance of cache profiling as cachemiss penalty increases. The 50001240 uses a 40 MHz MIPS R3000 processor chip and has a 28-cycle miss penalty.
The machines also have secondary differences with significant performance impact. For example, the 50001240 and 5000/200 have 4-deep write buffers, while the 50001125 has only a 2-deep write buffer. In addition, the 5000/240 performs To reduce experimental error, we averaged the execution time over five runs. The programs were compiled at optimization level -03 using the MIPS Version 2.1 C and F77 compilers. Spice was the one exception, compiled at optimization level -02 per the SPEC make file. While run times are all reported with full optimization, we profiled most of the programs at optimization level -01, with full symbolic debugging (-g). Cache profiling at high optimization levels suffers from the same difficulties as debugging (that is, incorrect line numbers), since CProf uses the same symbol tahle information. Table 1 shows the applications that benefited from the various restructuring techniques. The benchmark program dnasa7 consists of seven numerical kernels; we broke out five kernels with poor cache performance and analyzed them separately. Table 2 on the next page and Figure 9 above present execution time results for the six benchmarks. The full programs execute as much as 90 percent faster when modified to improve cache behavior. Breaking out the kernels in dnasa7 shows even more striking results, with speedups as much as 3.46 for vpenta on the 5000/240, 2.53 or1 the 50001125, and 2.14 on the 5000/200.
Below we discuss our experience cache profiling and modifying each program.
Compress. The compress Unix utility implements the well-known Lempel-Ziv data compression algorithm. For each input character, compress searches a hash table for a prefix key. When the key matches, another array is accessed to obtain the appropriate value. The hash table is large (69,001 entries) to reduce the probability of collisions. When a collision does occur, a secondary probe is initiated.
CProf indicates that two source lines are responsible for 71 percent of the cache misses. One source line, the initial probe into the hash table. accounts for 2 I percent of the cache misses. The other source line performs tlhe secondary probe operation when there is a collision; it accounts for 50 percent of the misses. CProf also shows that most of the misses are capacity misses. We can eliminate capacity misses by processing data in portions that fit in the cache.
Applying this insight to compress, we reduced the hash table size from 69,001 to 5,003, small enough to fit in the data cache. This change results in speedups of 1.92 on a 50001240. 1.56 on a 50001125, and 1.30 on a 5000/200. However, this modification actually changes the program output, since the compression ratio (original file size/compressed file size) is related to the size of the hash table. The output is still a compatible compressed file, but it does not match the standard SPEC output. Nonetheless, there is a clear trade-off between speed and compression ratio. The unoptimized version has a compression ratio of 2.13. whereas the optimized version's is 1.77.
We also tried to improve the cache performance of compress without changing the compression ratio. Although compress has a large number of capacity misses, conflict misses account for 13 percent of thc misses to the key array and 19 percent of the misses to the value array. CProf's X Windows interface allowed us to quickly determine that the array index is the same for both arrays. Although separate arrays reduce the total space requirements (the key is a C integer and the value is a short; alignment restrictions in C require padding if these are combined into an array of structures), the price is poor spatial locality. After referencing a key, compress is likely to reference the corresponding value. which resides in the other array and in a different cache block (see Figure 10a) .
Merging the two arrays into a single array of structures places the key and value in the same cache block (see Figure lob) , improving spatial locality. With this modification, accesses to the value always hit in the cache (assuming proper alignment), reducing the number of conflict misses and providing speedups of 1.07 on the 5000/240, 1.05 on the 50001125, and 1.02 on the 50001200. Eqntott. The SPEC benchmark eqntott is a CAD tool that converts Boolean equations into their equivalent truth tables. Execution-time profiling shows that eqntott spends 95 percent of its time in the quick-sort routine.I2 CProf further reveals that most of this time is spent moving the sort keys from memory into the cache; more than 90 percent of the misses are generated in one comparison routine. The offending routine examines two arrays and generates mostly capacity misses, indicating that we either need to re-reference blocks while they are in the cache or bring in fewer blocks. CProf indicates that most of these capacity misses are due to fetching BIT structures dynamically allocated at line No. 44 in pterm.c. The BIT data type is a 16-bit integer (type short in C), and inspection of the source code shows that BIT data types only take on values in the set [O, 1, 21 . Changing the type definition from 16-bit integer to 8-bit integer (short to char) reduces the number of misses in this routine by half. The speedup in execution time is 1.03 on a 5000/240, 1.11 on a 50001125, and 1.06 on a 5000l200. The prefetch capabilities of the 5000/240 exploit the sequential accesses of the compare routine, reducing the benefit of our modification.
In eqntott, the integer values actually represent the symbolic values zero, one, and dash. With the use of enumerated types, a compiler could potentially allocate as few as two bits per array element. resulting in one-eighth the number of cache misses. The trade-off, however, between fewer cache misses and the time to unpack the data is implementation dependent.
Xlisp. The SPEC benchmark xlisp is a small lisp interpreter solving the nine queens problem. To reduce computation requirements during profiling, we profiled xlisp solving the six queens problem; however, the speedup results in Table 2 are for the standard nine queens input. Programmers should be aware that cache behavior is sensitive to the input data. Programs may exhibit good cache behavior with smaller input sizes and poor behavior for larger inputs. In this case, the results obtained from the smaller input data were sufficient to achieve reasonable speedups with the larger input.
CProf shows that approximately 40 percent of the cache misses (mostly the conflict type) occur during mark-andsweep garbage collection. During this phase, the program first traverses the reachable nodes and marks them accessible, and then sweeps sequentially through the memory segment placing unmarked nodes on the free list. Mark-andsweep garbage collection has inherently poor locality, and an alternate algorithm would provide better cache behavior. CProf also shows that 19 percent of the cache misses are generated by the single source line that checks the flag (used to mark accessibility) during the sweep. Since conflict misses dominate, we first improved the spatial locality of the sweep routine by separating the flags from the rest of the node structure. With the flags in a single array, the sequential sweep exhibited excellent spatial locality. For every miss, the next 15 references hit, eliminating most of the cache misses in the sweep routine. Unfortunately, the change also increased the number of misses in the mark routine, which must first fetch a node, then the corresponding flag. This modification increased spatial locality in the sweep at the expense of spatial locality during the mark, resulting in a negligible change in performance.
Returning to CProf, the node structures allocated on line No. 540 of xldmem.c incur a large number of conflict misses. Inspection of the source reveals that each node slructure occupies 12 bytes, or three-fourths of a 16-byte cache block. Consequently, only half the nodes reside entirely within a single cache block (see Figure 11) . The remaining nodes reside in two contiguous cache blocks, potentially causing two cache misses rather than one. By explicitly padding the original node structure to 16 bytes (the cache block size) and ensuring alignment on cache-block boundaries. we obtained a 1.08 speedup on the 5~000/240,1.06 on the 50001125, and 1.03 on the 5000/200.
Padding data structures without guaranteeing alignment can be worse than not padding them at all. I:n this example, we might end up with all nodes generating two misses. Similarly, while many memory allocators (for e.aample, the Ultrix malloci) routine) re:turn cache-blockaligned memory, xlisp preallocates large chunks and manages them itself, bypassing the alignment performed within the allocator. Application-specific memory managers certainly have a role, but programmers should remember the impact of padding and alignment on cache performance.
Padding data structures also wastes memory space; the xlisp node structures use only 10 bytes of information, Explicit padding increases the allocated size from the 12 bytes required by C language semantics to 16 bytes --a 33 percent increase in storage. Increasing byte allocation could adversely affect virtual memory performance for larger programs, although that was not a problem in this case."
Tomcatv. Tomcatv lis a Fortran77 mesh generation program that uses seven twodimensional data arrays, each of which requires approximately 0.5 Mbyte. The algorithm (see Figure 12a) consists of a forward pass in which two arrays are read and the other five written (loops 1.2,3), a backward pass (loop 4) over two arrays to calculate errors. and finally another forward pass (loop 5) 'to add these errors.
Since the arrays are much larger than the cache and are sequentially accessed, we expect to see a large number of capacity misses. However, CProf shows that read accesses to arrays X and Y during the first loop of the initial forward pass are generating a large number of conflict misses. The two arrays are always referenced with the same indices. Hence, to improve spatial locality, we merged them, placing elements X(f,.\) and Y(Z,J) in the same cache block. This modification results in speedups of 1.50 on the 50001240, 1.32 on the 5000/125. and 1.20 on the 50001200.
Running CProf on the modified tomcatv, we find that capacity misses to the RX and RY arrays now dominate. As Figure 12a shows, the forward pass is actually composed of several loops. Loop 1 initially references six arrays, including writing RX and RY, followed by loop 2 that computes the maximum values of the RX and RY arrays, and a final pass (loop 3) over the RX and RYarrays to adjust the values. In addition to these disjoint forward pass loops, there is the forward pass (loop 5) to add the errors to the Xand Y arrays after the backward pass (loop 4) over the RX and RY arrays. The RX and RY arrays are referenced in the same order in each loop of the forward pass (loops 1,2, 3). However, each array is 0.5 Mbyte in size, much larger than the 64-Kbyte data cache. Therefore, the elements referenced at the start of one loop are not in the cache when the next loop starts. The solution is to improve temporal locality by restructuring the program so that all allowable operations are performed on an element when it is cache resident. Transforming the program via loop fusion (Figure 12b ) merges these loops so that the program contains only one forward and one backward loop. We cannot perform the operations of both the forward pass and backward pass in the same loop because of data dependencies. We folded the addition of error corrections into the forward pass. Loop fusion, in addition to array merging, produced a speedup of 1.60 on the 5000/240,1.47 on the 500011 25, and 1.28 on the 50001200. These speedups are not as high as we expected because of an increase in the number of conflict misses and a slight increase in the number of instructions executed.
Spice. Spice (spice2g6) is an analog circuit simulator written In Fortran. The primary data structure is a sparse matrix, which is implemented by several arrays. In particular, there are separate arrays for row pointers, row numbers, column pointers, column numbers, and values. CProf shows that two source lines accessing the row pointer and number ar- 
Dnasa7: The NASA kernels
Dnasa7 is a collection of seven floating-point intensive kemels also known as the NAS kemels: vpenta, cholesky, btrix, fft, gmtry, mxm and emit. Each kemel initializes its arrays, copies them to working arrays, and then calls the application routine. We discuss the kernels separately, to better describe the cache optimizations. We did not study emit, a vortex generation code, or fft, a fast Fourier transform code. Emit has a low miss ratio on a 64-Kbyte data cache (0.8 percent), and shuffling ffts have inherently poor cache performance. The speedup we obtained for the entire collection of kernels is 1.51 on the 50001240, 1.30 on the 50001125, and 1.24 on the 50001200.
Vpenta. The vpenta kernel simultaneously inverts three pentadiagonals, a routine commonly used to solve systems of partial differential equations. CProf first finds that the miss ratio is a startling 36 percent, mostly due to conflict misses. Using CProf to identify the mapping problems, we discovered two nested loops responsible for more than 90 percent of the cache misses. One loop accesses three arrays, while the other accesses eight arrays. We can eliminate conflict misses by changing the data structure allocation or the order in which structures are accessed. Source code inspection reveals that both techniques can be applied. We discovered the loops could be interchanged to traverse the arrays in column order and identified three opportunities for array merging. These modifications result in speedups of 2.93 on a 50001240,2.10 on a 50001125, and 1.85 on the 50001200. The original code runs slower on the 50001240 than on the 50001200, despite the 60-percent faster processor cycle time. This is apparently due to the higher miss penalty -the two machines use the same DRAMS, but the 240 incurs approximately 100 nanoseconds additional delay, due to an asynchronous interface. Loop interchange not only increases spatial locality, but results in a sequential access pattern that the 240's prefetch logic can exploit. The 5000/240 has a speedup of 1.3 versus the 50001200 on the modified code.
As with tomcatv, running CProf on the modified version of vpenta shows that capacity misses now dominate. Fusing loops, which eliminates multiple passes over the same arrays to improve temporal locality, results in speedups over the original version of 3.46, 2.53, 2.14 on the 50001240, 50001125, and 5000/200, respectively.
Cholesky. Cholesky performs cholesky decomposition and substitution. CProf reveals numerous capacity misses in two nested loops. Source code inspection identifies an array traversed in rowmajor, rather than column-major, order. Statically transposing the array (effectively performing loop interchange but with much simpler code modification) results in speedups of 1.32 on the 50001240, 1.16 on the 50001125, and 1.13 on the 50001200. Blocking can also be applied to cholesky: but we chose to apply a much simpler transformation.
Btrix. Btrix is a tridiagonal solver.
CProf shows that niost misses are again capacity misses that occur in two nested loops. As always, we first checked the array reference order and immediately noticed that one array is traversed in row order. We also observed that statically transposing this array would allow fusion of six different loops. We were able to apply several transformations after a single run of CProf. We obtain a speedup of 1.48 on the 50001240, 1.32 on the 50001125, and 1.27 on the 50001200.
Gmtry. Gmtry is a kernel dominated by a Gaussian elimination routine (see Figure 13 ). CProf finds that 99 percent of the misses, mostly capacity, occur in the Gaussian elimination loop; inspection shows that the rmatrx is traversed in row order. Interchanging the loops, which is trivial in this case, results in a speedup of 2.52 on the 50001240 and 1.48 on the 50001200 and 5000/125.
Mxm.
Mxm is a matrix-matrix multiply routine. The naive matrix multiply algorithm is a well-k.nown "cache buster" because there is little data reuse between loop iterations. Instead of this algorithm, the SPEC mxm implementation uses a column-blocked implementation (described above) that reuses the same four columns throughout the two innermost loops. Cache performance improvement was not the original rationale for blocking mxm; instead, the intent was to let vectorizing compilers more effectively reuse the contents of vector registers in Cray supercomputers. In this case, the same transformation improves performance for both vector registers and caches.
The standard SPEC column-blocked algorithm achieves a speedup of 1.38 versus the naive algorithm on a 5000/240. 2.04 on the 5000/125, and 1.74 on a 5000/200. For larger matrices, a 2D rowand column-blocked algorithm would perform better, but for the standard SPEC input size, the extra overhead decreases performance.
A s processor c:ycle times continue to increase faster than main memory cycle times, memory hierarchy performance becomes increasingly important. Programmzrs can mentally simulate cache behavior to help select algorithms with good cache performance.
Actual cache performance. unfortunately, does not always match the programmer's expectations. and many programs are too complex for the interactions among memory reference patterns, data allocation, and cache 'rirganization to be fully analyzed. In these cases, a tool like CProf becomes an important element in a programmer's tool box.
CProf offers cache performance information at the source line and data structure level, which allows a programmer to identify hot spots. By classifying cache misses as compulsory., capacity, or conflict. CProf lets programmers select appropriate program transformatioms that improve a program's spatial or temporal locality, leading to better overall performance. m David A. Wood is an assistant professor in the Computer Sciences and Electrical and Computer Engineering departments at the University of W'isconsin -Madison. His research interests range from VLSI design to opcrating systems. and focus on design and evalution of computer architectures with an emphasis on memory systems for shared-memory multiprocessors.
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